Part Number Hot Search : 
BD53E44 S02H2 LBT19102 71251 KVP50 300CA TN3024 2SK1302
Product Description
Full Text Search
 

To Download EL8176 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 (R)
EL8176
Data Sheet October 5, 2005 FN7436.2
PRELIMINARY
Micropower Single Supply Rail-to-Rail Input-Output Precision Op Amp
The EL8176 is a micropower precision operational amplifier optimized for single supply operation at 5V and can operate down to 2.4V. The EL8176 draws minimal supply current while meeting excellent DC-accuracy noise and output drive specifications. Competing devices seriously degrade these parameters to achieve micropower supply current. Offset current, voltage and current noise, slew rate, and gain-bandwidth product are all two to ten times better than on previous micropower op amps. The EL8176 can be operated from one lithium cell or two Ni-Cd batteries. The input range includes both positive and negative rail. The output swings to both rails.
Features
* 55A supply current * 100V max offset voltage * 500pA input bias current * 400kHz gain-bandwidth product * 1MHz -3dB bandwidth * 0.13V/s slew rate * Single supply operation down to 2.4V * Rail-to-rail input and output * Output sources and sinks 26mA load current * Pb-free plus anneal available (RoHS compliant)
Applications
* Battery- or solar-powered systems * 4mA to 20mA current loops * Handheld consumer products * Medical devices * Thermocouple amplifiers * Photodiode pre amps * pH probe amplifiers
Ordering Information
PART NUMBER EL8176AIW-T7 EL8176AIW-T7A EL8176AIWZ-T7 (Note) EL8176AIWZ-T7A (Note) EL8176BIW-T7 EL8176BIW-T7A EL8176BIWZ-T7 (Note) EL8176BIWZ-T7A (Note) EL8176ISZ (Note) EL8176ISZ-T7 (Note) EL8176ISZ-T13 (Note) PART MARKING BBGA BBGA BBNA BBNA BBGA BBGA BBNA BBNA 8176ISZ 8176ISZ 8176ISZ PACKAGE 6 Ld SOT-23 6 Ld SOT-23 TAPE & REEL PKG. DWG. #
7" MDP0038 (3K pcs) 7" MDP0038 (250 pcs)
6 Ld SOT-23 7" MDP0038 (Pb-free) (3K pcs) 6 Ld SOT-23 7" MDP0038 (Pb-free) (250 pcs) 6 Ld SOT-23 6 Ld SOT-23 7" MDP0038 (3K pcs) 7" MDP0038 (250 pcs)
Pinouts
EL8176 (6 LD SOT-23) TOP VIEW
OUT 1 VS- 2 IN+ 3 +6 VS+ 5 ENABLE 4 IN-
6 Ld SOT-23 7" MDP0038 (Pb-free) (3K pcs) 6 Ld SOT-23 7" MDP0038 (Pb-free) (250 pcs) 8 Ld SO (Pb-free) 8 Ld SO (Pb-free) 8 Ld SO (Pb-free) 7" 13" MDP0027 MDP0027 MDP0027
EL8176 (8 LD SO) TOP VIEW
NC 1 IN- 2 IN+ 3 VS- 4 + 8 ENABLE 7 VS+ 6 VOUT 5 NC
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2004, 2005. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
EL8176
Absolute Maximum Ratings (TA = 25C)
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5V Differential Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5mA Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VS + 0.5V Output Short-Circuit Duration . . . . . . . . . . . . . . . . . . . . . . .Indefinite Ambient Operating Temperature Range . . . . . . . . . .-40C to +85C Storage Temperature Range . . . . . . . . . . . . . . . . . .-65C to +150C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 125C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
Electrical Specifications
PARAMETER VOS
VS = 5V, 0V, VCM = 0.1V, VO = 1.4V, TA = 25C unless otherwise specified. CONDITIONS Grade A Grade B MIN TYP 50 110 TBD EL8176IW EL8176IS 0.7 0.3 0.4 0.5 fO = 1kHz fO = 1kHz Guaranteed by CMRR test VCM = 0V to 5V VS = 2.4V to 5V VO = 0.5V to 4.5V, RL = 100k VO = 0.5V to 4.5V, RL = 1k 0 90 90 200 110 110 500 25 3 130 4.994 4.8 0.09 fO = 100kHz Unity gain, CLOAD = 27pF, RF = 100 40 4.997 4.88 0.13 400 1 55 3 RL = 10 RL = 10 18 17 31 26 2.2 2.4 2 0.8 VEN = 5V VEN = 0V 0.25 -0.5 0.7 0 2 +0.5 75 10 0.17 6 200 25 0.1 5 1.2 2 MAX 100 400 UNIT V V V/Mo V/C V/C nA nA nV/Hz pA/Hz V dB dB V/mV V/mV mV mV V V V/s kHz MHz A A mA mA V V V A A
DESCRIPTION Input Offset Voltage
V OS -----------------Time V OS --------------T IOS IB eN iN CMIR CMRR PSRR AVOL
Long Term Input Offset Voltage Stability Input Offset Drift vs Temperature
Input Offset Current Input Bias Current Input Noise Voltage Density Input Noise Current Density Input Voltage Range Common-Mode Rejection Ratio Power Supply Rejection Ratio Large Signal Voltage Gain
VOUT
Maximum Output Voltage Swing
Output low, RL = 100k Output low, RL = 1k Output high, RL = 100k Output high, RL = 1k
SR GBW BW IS,ON IS,OFF IO+ IOVS VINH VINL IENH IENL
Slew Rate Gain Bandwidth Product -3dB Bandwidth Supply Current, Enabled Supply Current, Disabled Short Circuit Output Current Short Circuit Output Current Minimum Supply Voltage Enable Pin High Level Enable Pin Low Level Enable Pin Input Current Enable Pin Input Current
2
FN7436.2 October 5, 2005
EL8176 Typical Performance Curves
6 VS=1.25V GAIN (dB) 45 40 3 35 30 GAIN (dB) 0 VS=2.5V -3 AV=1 CL=27pF RF=100 RG=OPEN 10K VS=1.0V 25 20 AV=100 15 RL=10k CL=2.7pF 10 R /R =99.02 FG RF=221k 5 RG=2.23k 0 100 1K VS=2.5V VS=1.25V VS=1.0V
-6
-9 1K
100K 1M FREQUENCY (Hz)
10M
10K FREQUENCY (Hz)
100K
1M
FIGURE 1. UNITY GAIN FREQUENCY RESPONSE vs SUPPLY VOLTAGE
FIGURE 2. FREQUENCY RESPONSE vs SUPPLY VOLTAGE
SUPPLY CURRENT (A)
50 40 30 20 10 0
INPUT BIAS, OFFSET CURRENTS (pA)
60
10K
1K
IB+
100
IOS
IB-
10
2
2.5
3
3.5
4
4.5
5
5.5
1
0
1
2
3
4
5
SUPPLY VOLTAGE (V)
COMMON-MODE INPUT VOLTAGE (V)
FIGURE 3. SUPPLY CURRENT vs SUPPLY VOLTAGE
FIGURE 4. INPUT BIAS + OFFSET CURRENTS vs COMMONMODE INPUT VOLTAGE
200 INPUT OFFSET VOLTAGE (V)
INPUT OFFSET VOLTAGE (V)
VCM=VDD/2 150 AV=-1 100 50 0 -50 -100 -150 -200 0 1 2 3 4 5 VDD=2.5V VDD=5V
0
-20
VOS, V
-40
-60
-80
-100
0
1
2
3
4
5
OUTPUT VOLTAGE (V)
COMMON-MODE INPUT VOLTAGE (V)
FIGURE 5. INPUT OFFSET VOLTAGE vs OUTPUT VOLTAGE
FIGURE 6. INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE
3
FN7436.2 October 5, 2005
EL8176 Typical Performance Curves
100 80 PHASE 60 GAIN (dB) 40 0 20 0 -20 10 GAIN -50 -100 100 1K 10K 100K -150 1M -40 -80
(Continued)
200 150 100 PHASE () 50 40 0 PHASE () GAIN (dB) 120 80
80
40
0
-40
-80
1
10
100
1K
10K
100K
1M
-120 10M
FREQUENCY (Hz)
FREQUENCY (Hz)
FIGURE 7. AVOL vs FREQUENCY @ 1k LOAD
FIGURE 8. AVOL vs FREQUENCY @ 100k LOAD
10.00 CURRENT NOISE (pA/Hz) VOLTAGE NOISE (nV/Hz)
1K
1.00
100
0.10
10
0.01
1
10
100
1K
10K
100K
1 10
100
1K FREQUENCY (Hz)
10K
100K
FREQUENCY (Hz)
FIGURE 9. CURRENT NOISE vs FREQUENCY
FIGURE 10. VOLTAGE NOISE vs FREQUENCY
120 110 100 90 CMRR (dB) PSRR (dB) 80 70 60 50 40 30 20 10 0 1 10 100 1K 10K 100K 1M FREQUENCY (Hz)
120 110 100 90 80 70 60 50 40 30 20 10 0 1 10 100 1K 10K 100K 1M FREQUENCY (Hz) PSRRPSRR+
FIGURE 11. CMRR vs FREQUENCY
FIGURE 12. PSRR vs FREQUENCY
4
FN7436.2 October 5, 2005
EL8176 Typical Performance Curves
500 INPUT OFFSET VOLTAGE (V) 400 300 200 100 0 -100 -200 -300 -400 -500 -50 0 50 100 PSRR (dB) SOT23-6 PACKAGE 10 SAMPLES
(Continued)
130 125 120 115 110 105 100 95 90 -50 0 50 100 SOT23-6 PACKAGE
TEMPERATURE (C)
TEMPERATURE (C)
FIGURE 13. VOS vs TEMPERATURE
FIGURE 14. PSRR vs TEMPERATURE
120 115 110 CMRR (dB) 105 100 95 90 -60 -40 -20 0 20 40 60 80 100 TEMPERATURE (C) SOT23-6 PACKAGE OPEN LOOP GAIN (dB)
130 125 120 115 110 105
SOT23-6 PACKAGE
100 -60
-40
-20
0
20
40
60
80
100
TEMPERATURE (C)
FIGURE 15. CMRR vs TEMPERATURE
FIGURE 16. AVOL vs TEMPERATURE
2000 1500 1000 IB (pA) IS (mA) 500 0 -500 -1000 -1500 -60 SOT23-6 PACKAGE
70 65 60 55 50 45 40 35 30 -40 -20 0 20 40 60 80 100 -60 -40 -20 0 20 40 60 80 100 TEMPERATURE (C) TEMPERATURE (C) SOT23-6 PACKAGE
FIGURE 17. IB vs TEMPERATURE
FIGURE 18. IS vs TEMPERATURE
5
FN7436.2 October 5, 2005
EL8176 Typical Performance Curves
20 0 -20 VOS (V) VOS (V) -40 -60 -80 -100 -120 -140 -160 -60 -40 -20 0 20 40 60 80 100 120
(Continued)
36 SOIC SAMPLES TYPICAL = 0.30V/C
500 400 300 200 100 0 -100 -200 -300 -400 -500 -60 -40 -20 0 20 36 6-PIN SOT SAMPLES TYPICAL = 0.67V/C 40 60 80 100 120
TEMPERATURE (C)
TEMPERATURE (C)
FIGURE 19. EL8176SOIC VOS vs TEMPERATURE (VS = 5V)
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD 909mW
J 8 /W SO 0C 1 =1
A
FIGURE 20. EL8176SOT VOS vs TEMPERATURE (VS = 5V)
JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD
1 POWER DISSIPATION (W)
0.7 POWER DISSIPATION (W)
0.8
0.6 625mW
J
0.5 0.4 391mW 0.3 0.2 0.1 0 0
8 /W SO 0C 6 =1
A
0.6 435mW 0.4
0.2
SO T2 J 3-6 A =2 30 C /W
JA =
SO 25
T2 3- 6 6 C/ W
0
0
25
50
75 85 100
125
150
25
50
75 85 100
125
150
AMBIENT TEMPERATURE (C)
AMBIENT TEMPERATURE (C)
FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
Applications Information
Introduction
The EL8176 is a rail-to-rail input and output micro-power precision single supply operational amplifier with an enable feature. The device achieves rail-to-rail input and output operation and eliminates the concerns introduced by a conventional rail-to-rail I/O operational amplifier.
drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current. The EL8176 achieves input rail-to-rail without sacrificing important precision specifications and without degrading distortion performance. The EL8176's input offset voltage exhibits a smooth behavior throughout the entire commonmode input range. The input bias current versus the common-mode voltage range for the EL8176 gives us an undistorted behavior from typically 10mV above the negative rail all the way up to the positive rail. 10mV above the negative rail to the positive rail is the range of operation of yet another feature of the EL8176, input bias current compensation.
Rail-to-Rail Input
The input common-mode voltage range of the EL8176 goes from negative supply to positive supply without introducing offset errors or degrading performance associated with a conventional rail-to-rail input operational amplifier. Many railto-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the other causing
Input Bias Current Compensation
The input bias currents of the EL8176 are decimated down to a typical of 500pA while maintaining an excellent bandwidth for a micro-power operational amplifier. Inside the EL8176 is an input bias canceling circuit. The input stage
FN7436.2 October 5, 2005
6
EL8176
transistors are still biased with an adequate current for speed but the canceling circuit sinks most of the base current, leaving a small fraction as input bias current. The input bias current compensation/cancellation operates from typically 10mV to the positive supply rail and also from -40C to 85C.
Rail-to-Rail Output
A pair of complementary MOSFET devices achieves rail-torail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The EL8176 with a 100k load will swing to within 3mV of the supply rails.
Enable/Disable Feature
The EL8176 offers an EN pin. The active low enable pin disables the device when pulled up to at least 2.2V. Upon disable the part consumes typically 3A, while the output is in a high impedance state. The EN also has an internal pull down. If left open, the EN pin will pull to negative rail and the device will be enabled by default. The high impedance at output during disable allows multiple EL8176s to be connected together as a MUX. The outputs are tied together in parallel and a channel can be selected by the EN pin.
FIGURE 24.
Typical Applications
R4 100k R3 R2 K TYPE THERMOCOUPLE 10k 10k V+ + EL8176 V-
+ 5V
410V/C
Proper Layout Maximizes Performance
To achieve the maximum performance of the high input impedance and low offset voltage of the EL8176, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 23 shows how the guard ring should be configured and Figure 24 shows the top view of how a surface mount layout can be arranged. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.
6
R1 100k
FIGURE 25. THERMOCOUPLE AMPLIFIER
Thermocouples are the most popular temperature-sensing device because of their low cost, interchangeability, and ability to measure a wide range of temperatures. The EL8176 is used to convert the differential thermocouple voltage into single-ended signal with 10X gain. The EL8176's rail-to-rail input characteristic allows the thermocouple to be biased at ground and the converter to run from a single 5V supply.
HIGH IMPEDANCE INPUT
IN 3
V+ EL8176 1
4
FIGURE 23.
7
2 5
FN7436.2 October 5, 2005
EL8176 SO Package Outline Drawing
8
FN7436.2 October 5, 2005
EL8176 SOT-23 Package Outline Drawing
NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 9
FN7436.2 October 5, 2005


▲Up To Search▲   

 
Price & Availability of EL8176

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X